


MODEL NAME : Celtic

PCB NO : LA-D312P

BOM P/N :



	R1	R3	R3	R3	R3
CPN	DAA000BJ000	DAA000BJ000	DAA000BJ000	DAA000BJ000	DAA000BJ000

Dell/Compal Confidential

Schematic Document

Celtic (Skylake Y)

2015-12-10

Rev: 1.0


AR Option




CPU Option



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Friday, December 25, 2015	Rev 0.3
				Sheet	1 of 61



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagram	
Date		Friday, December 25, 2015		Sheet	2 of 61
Size		Document Number		Rev	
LA-D311P				0.3	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Rev
				Friday, December 25, 2015	0.3
				Sheet	3 of 51

POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

State \ Power plane	+3VALW_DSW +3VALW +1.8VALW +3VLP	+3VPRIM +1.8VPRIM +1.0VPRIM +1.0VAGATE +0.95VPRIM	+1.2VDDR +3.3VCV2 +1.8VMEM +1.0V_VCCST	+5VS +3VS +1.8VS +1.0V_VCCSTG +0.85VS_VCCIO +0.6VS_VT1 +VCC_SA +VCC_GT +VCC_CORE
S0	ON	ON	ON	ON
S3 / AC	ON	ON	ON	OFF
DS3	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF	OFF

SMBUS Control Table

	SOURCE	BATT	Charger	XDP	USH	PD Controller -1	PD Controller -2	GPIO Expander	P-sensor
PCH_SMLCLK PCH_SML0DATA	PCH								
PCH_SML1CLK PCH_SML1DATA	PCH								
MEM_SMBCLK MEM_SMBDATA	PCH			V					
EC_SMB00_CLK EC_SMB00_DAT	MEC1641								
EC_SMB01_CLK EC_SMB01_DAT	MEC1641				V				V
EC_SMB03_CLK EC_SMB03_DAT	MEC1641	V							
EC_SMB04_CLK EC_SMB04_DAT	MEC1641		V						
EC_SMB05_CLK EC_SMB05_DAT	MEC1641					V			
EC_SMB07_CLK EC_SMB07_DAT	MEC1641						V		

Board ID Table

Vcc	3.3V +/- 5%			
Board ID	R	C	PCB Revision	REV
0	240K +/- 5%	4700p	0.1	EVT1.0
1	130K +/- 5%	4700p	0.2	DVT1.0/DVT1.1
2	62K +/- 5%	4700p	0.3	DVT2.0/PreMP
3	33K +/- 5%	4700p		
4	8.2K +/- 5%	4700p		
5	4.3K +/- 5%	4700p		
6	2K +/- 5%	4700p		
7	NC			

SOC DDI Port Mapping	DDI PORT#	DESTINATION
	B	Alpine Ridge
	C	DP MUX

SOC PCIE Port Mapping	PCI EXPRESS	DESTINATION
	Lane 1	Alpine Ridge
	Lane 2	
	Lane 3	
	Lane 4	
	Lane 5	NGFF (WLAN)
	Lane 6	NGFF (WiGig)
	Lane 7	NGFF (SSD)
	Lane 8/ SATA 1	
	Lane 9	Cardreader
	Lane 10	HCA

Lane reversal

CLK	DIFFERENTIAL	DESTINATION
	CLKOUT_PCIE1	TBT
	CLKOUT_PCIE2	NGFF (WiGig) or (HCA)
	CLKOUT_PCIE3	Cardreader
	CLKOUT_PCIE4	NGFF (SSD)
	CLKOUT_PCIE5	NGFF (WLAN)

USB 3.0 PORT#	DESTINATION
1	Type A(Debug)
2	WWAN
3	
4	

USB 2.0 PORT#	DESTINATION
1	Type A(Debug)
5	WWAN
7	USH
3	Touch
9	CAM
2	BT

FLEX CLOCKS	DESTINATION
CLKOUT_LPC_0	EC LPC
CLKOUT_LPC_1	Debug

Layer No.	Layer Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask	sm	0.50000
1	Top		Copper foil	0.33oz+plating	1.20000
			Prepreg	1086	2.65000
2	IN1(GND)		Copper foil	0.33oz+plating	1.10000
			Prepreg	106	1.80000
3	GND/PWR		Copper foil	0.33oz+plating	1.10000
			Prepreg	1080	2.56000
4	IN2		Copper foil	0.5oz	0.60000
			Core	3mil	3.00000
5	GND/PWR		Copper foil	0.5oz	0.60000
			Prepreg	106	1.63000
6	GND/PWR		Copper foil	0.5oz	0.60000
			Core	3mil	3.00000
7	IN3		Copper foil	0.5oz	0.60000
			Prepreg	1080	2.56000
8	GND/PWR		Copper foil	0.33oz+plating	1.10000
			Prepreg	106	1.80000
9	IN4(GND)		Copper foil	0.33oz+plating	1.10000
			Prepreg	1086	2.65000
10	Bottom		Copper foil	0.33oz+plating	1.20000
			SolderMask	sm	0.50000
Overall Thickness (0.8mm ± 10%)					31.85000
					0.80899

Symbol Note :

@ : means de-pop

⬇ : means Digital Ground


⬇ : means Analog Ground

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2041/09/08		Deciphered Date		2013/10/28		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Notes List					
						Size		Document Number		Rev	
								LA-D311P		0.3	
						Date:		Friday, December 25, 2015		Sheet 4 of 61	







# Non-Interleave Memory







#### HDA for AUDIO



#### Strap pin

From EC, for enable ME code programming

<44> ME\_FWP#

ME\_FWP#

5

QH2B

DMN2400UV-7\_SOT-563-6

3

4

QH2A

DMN2400UV-7\_SOT-563-6

6

1

1

1K 0201 5%

RH26

HDA\_SDOUT

1

2

10K 0201 5%

RH24

GNSS\_IRQ

2

10K 0201 5%

RH181

GNSS\_OFF#

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1

2

10K 0201 5%

RH24

1



2

10K 0201 5%
















RH24

1





TBT  
WIG/HCA  
Cadreader  
SSD  
WLAN





PDG\_DPWROK connect to VccDSW3.3 power rail monitoring circuit to support Deep Sx state. This signal can be tied to RSMRST# for platforms that do not support the Deep Sx state. The DSW rails must be stable for at least 10 ms before DPWROK is asserted to PCH.

PDG\_SUSACK#, this signal is driven from the platform EC to PCH to acknowledge that EC has received the SUSWARN# signals and it is preparing to go into DeepSx mode. for at least 10 ms before DPWROK is asserted to PCH.

PDG\_SLP\_SUS#, a low on this signal indicates that PCH is in Deep Sx state and that EC/platform logic does not need to keep the Primary Rails On.

PDG\_SLP\_A#, This signal is used to control power to devices on the platform in conjunction with the Intel® ME sub-system. This signal will be asserted in M-off state. If M3 is not supported then SLP\_A# will have the same timings as SLP\_S3#.

Security Classification		Compal Secret Data				<b>Compal Electronics, Inc.</b>					
Issued Date		2041/09/08		Deciphered Date		2013/10/28		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>SKL Y(5/13) CLK,GPIO</b>					
						Size		Document Number		Rev	
								<b>LA-D311P</b>		0.3	
				Date:		Friday, December 25, 2015		Sheet 9 of 61			




## Functional Strap Definitions


**GPP\_B14 (Internal Pull Down): SPKR**  
**TOP Swap Override**  
0 = Disable TOP Swap mode.----> AAU30 Use  
1 = Enable TOP Swap Mode.



**GPP\_B18 (Internal Pull Down): GSSPI0\_MOSI**  
**No Reboot**  
0 = Disable No Reboot mode. --> AAU30 Use  
1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



**GPP\_B22 (Internal Pull Down): GSSPI1\_MOSI**  
**Boot BIOS Strap Bit**  
0 = SPI Mode --> AAU30 Use  
1 = LPC Mode



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2041/09/08		Deciphered Date		2013/10/28		Title	
								SKL Y(6/13) GPIO,LPIO,I2C	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Size		Document Number		Date		Friday, December 25, 2015		Sheet 10 of 51	
Rev 0.3		LA-D311P							

TBT

WLAN

WiGig

NGFF SSD

Cardreader

HCA

UC1H

SKYLAKE\_ULX

Rev0.87

SSIC / USB3

PCIe/USB3/SATA

USB2

SK-LY\_BGA1515

closed MCP 1000 mils

closed MCP 2000 mils

USB Type A (Debug)

WWAN

USB Type A (Debug)

WWAN

Security IC

Touch

CAM

BT

GPP\_E0 RH213 1 2 0 0201 5% PEDET

USB\_ID RH153 1 2 1K 0201 5%  
USB2\_VBUSSENSE RH154 1 2 1K 0201 5%

+3V\_PRIM

TBTA\_USB\_OC0# RH122 1 2 10K 0201 5%  
TBTA\_USB\_OC1# RH123 1 2 10K 0201 5%  
USB\_OC2# RH124 1 2 10K 0201 5%  
TBTA\_USB\_OC1# RH125 1 2 10K 0201 5%  
PEDET RH155 1 2 10K 0201 5%





+3VS

PCH\_GPP\_E8 RH135 1 2 10K 0201 5%  
PCH\_GPIOA7 RC90 1 2 10K 0201 5%

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL Y(7/13) PCIe,USB	
Size	Document Number	Rev		0.3	
LA-D311P		Date		Friday, December 25, 2015	
Sheet		11		of 51	


VCCST : Sustain voltage for processor standby modes  
VCCSTG : Gated sustain voltage for processor standby modes

VDDQ trace  
filter width = 6mm  
Total etch length  
= 186.94mils  
PDG P597





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL Y(8/13) Power	
Size	Document Number	LA-D311P		Rev	0.3
Date:	Friday, December 25, 2015	Sheet	12	of	51












### SVID ALERT




### SVID DATA






### SVID CLK



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	SKL Y(10/13) Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D311P	Rev 0.3
				Date:	Friday, December 25, 2015
				Sheet	14 of 51









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL Y(11/13) Power	
Size		Document Number			Rev
Date:		Friday, December 25, 2015			0.3
		Sheet			15 of 51



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	SKL Y(12/13) GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, December 25, 2015
				Sheet	16 of 51
				Rev	0.3







Security Classification		Compal Secret Data		Title	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	SKL Y-PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, December 25, 2015
				Sheet	18 of 51




WIN debug




BIOS debug




RTC



APS






DDR Memory Configuratio Type Strap pin









Pin Name	Micron 4GB SA00008PF0L	Micron 8GB SA00008Q10L	Micron 16GB SA00008QW0L	Hynix 4GB SA00008G60L	Hynix 8GB SA00008FJ0L	Hynix 16GB SA00008YT0L	Samsung 4GB SA00008PQ1L	Samsung 8GB SA00008QV1L	Samsung 16GB SA00008X11L
MEM_CONFIG0	0	1	0	1	0	1	0	1	0
MEM_CONFIG1	0	0	1	1	0	0	1	1	0
MEM_CONFIG2	0	0	0	0	1	1	1	1	0
MEM_CONFIG3	0	0	0	0	0	0	0	0	1
MEM_CONFIG4	0	0	0	0	0	0	0	0	0

DRAM Option	MEM_CONFIG0 MEM_CONFIG1	MEM_CONFIG2 MEM_CONFIG3	MEM_CONFIG4	X76
<b>Micron 4G/1866</b>	X76_M4G@ UD1 EDF8132A3MA-JD-F-R A31 SA00008PF1L	X76_M4G@ UD2 EDF8132A3MA-JD-F-R A31 SA00008PF1L	X76_M4G@ UD3 EDF8132A3MA-JD-F-R A31 SA00008PF1L	X76_M4G@ UD4 EDF8132A3MA-JD-F-R A31 SA00008PF1L
<b>Micron 8G/1866</b>	X76_M8G@ UD1 EDFA232A2MA-JD-F-R A31 SA00008Q11L	X76_M8G@ UD2 EDFA232A2MA-JD-F-R A31 SA00008Q11L	X76_M8G@ UD3 EDFA232A2MA-JD-F-R A31 SA00008Q11L	X76_M8G@ UD4 EDFA232A2MA-JD-F-R A31 SA00008Q11L
<b>Micron 16G/1866</b>	X76_M16G@ UD1 EDFB232A1MA-JD-F-R A31 SA00008QW1L	X76_M16G@ UD2 EDFB232A1MA-JD-F-R A31 SA00008QW1L	X76_M16G@ UD3 EDFB232A1MA-JD-F-R A31 SA00008QW1L	X76_M16G@ UD4 EDFB232A1MA-JD-F-R A31 SA00008QW1L
<b>Hynix 4G/1866</b>	X76_H4G@ UD1 H9CCNN8GTMLAR-NUD SA00008G61L	X76_H4G@ UD2 H9CCNN8GTMLAR-NUD SA00008G61L	X76_H4G@ UD3 H9CCNN8GTMLAR-NUD SA00008G61L	X76_H4G@ UD4 H9CCNN8GTMLAR-NUD SA00008G61L
<b>Hynix 8G/1866</b>	X76_H8G@ UD1 H9CCNN8GTMLAR-NUD SA00008FJ1L	X76_H8G@ UD2 H9CCNN8GTMLAR-NUD SA00008FJ1L	X76_H8G@ UD3 H9CCNN8GTMLAR-NUD SA00008FJ1L	X76_H8G@ UD4 H9CCNN8GTMLAR-NUD SA00008FJ1L
<b>Hynix 16G/1866</b>	X76_H16G@ UD1 H9CCNNCLTMLAR-NUD SA00008YT1L	X76_H16G@ UD2 H9CCNNCLTMLAR-NUD SA00008YT1L	X76_H16G@ UD3 H9CCNNCLTMLAR-NUD SA00008YT1L	X76_H16G@ UD4 H9CCNNCLTMLAR-NUD SA00008YT1L
<b>Samsung 4G/1866</b>	X76_S4G@ UD1 K4EBE304EE-EGCF A31 SA00008PQ1L	X76_S4G@ UD2 K4EBE304EE-EGCF A31 SA00008PQ1L	X76_S4G@ UD3 K4EBE304EE-EGCF A31 SA00008PQ1L	X76_S4G@ UD4 K4EBE304EE-EGCF A31 SA00008PQ1L
<b>Samsung 8G/1866</b>	X76_S8G@ UD1 K4EBE304EE-EGCF A31 SA00008QV1L	X76_S8G@ UD2 K4EBE304EE-EGCF A31 SA00008QV1L	X76_S8G@ UD3 K4EBE304EE-EGCF A31 SA00008QV1L	X76_S8G@ UD4 K4EBE304EE-EGCF A31 SA00008QV1L
<b>Samsung 16G/1866</b>	X76_S16G@ UD1 K4EBE304EE-EGCF A31 SA00008X11L	X76_S16G@ UD2 K4EBE304EE-EGCF A31 SA00008X11L	X76_S16G@ UD3 K4EBE304EE-EGCF A31 SA00008X11L	X76_S16G@ UD4 K4EBE304EE-EGCF A31 SA00008X11L


Security Classification		Compal Secret Data		Title	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	RTC,Debug, RAM setting	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D311P	Rev 0.3
Date: Friday, December 25, 2015				Sheet	19 of 51




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2041/09/08		2013/10/28		LPDDR3 Channel B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
		Document Number		LA-D311P	
		Date		Friday, December 25, 2015	
		Sheet		21 of 61	




Change CPU VCCST\_PWRGD enable from EC & PCH  
H\_VCCST\_PWRGD (3.3V), H\_VCCST\_PWRGD\_P (1.0V)  
If need to mount RC1, need to add level shift.



Change VCCIO & VCCSTG power enable from EC & PCH



Change VCCST & 1.2\_VR power enable from EC & PCH



Change VCORE power enable from EC & PCH

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sequence Logic	
Size	Document Number	LA-D311P			Rev 0.3
Date:	Friday, December 25, 2015	Sheet	22	of	51




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>			
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	<b>eDP / TS / CCD</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISIONAL OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					<b>LA-D31IP</b>	0.3	
				Date:	Friday, December 25, 2015	Sheet 23 of 61	




HDMI Active Level Shift (ALS type)

1014: Steg change to 0201 package.




Place close to JHDMI1


For EMI









HDMI DDC




HDMI conn



Security Classification		Compal Secret Data		Title	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D311P	
				Date	Friday, December 25, 2015
				Sheet	24 of 51




L: default, LEQ, compensate channel loss up to 11.5dB @ HBR2  
H: HEQ, compensate channel loss up to 14.5dB @ HBR2  
M: LLEQ, compensate channel loss up to 8.5dB @ HBR2





```

L: Port1 is selected or with higher priority
   (default)
H: Port2 is selected or with higher priority

```


























Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title USB Type C		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.3
				LA-D311P		
				Date:	Friday, December 25, 2015	Sheet 30 of 61

# NGFF(SATA)






Security Classification		Compal Secret Data		Title	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	SATA SSD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, December 25, 2015
				Sheet	31 of 51
				Rev	0.3





COMPAL FOR Dell@0613

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	Reserved
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, December 25, 2015
				Sheet	32 of 51
				Rev	0.3
				LA-D311P	


# Piolt build 20121222 Piolt build 20121223 SWAP









## uSIM Card



If support SSD, need to add DEVSLP1 to JNGFF1



module with internal PU




Pin	Port	Config_0	Config_1	Config_2	Config_3
GNSS_SCL	GNSS_SCL	GNSS_SCL	GNSS_SCL	GNSS_SCL	GNSS_SCL
GNSS_SDA	GNSS_SDA	GNSS_SDA	GNSS_SDA	GNSS_SDA	GNSS_SDA
GNSS_IRQ	GNSS_IRQ	GNSS_IRQ	GNSS_IRQ	GNSS_IRQ	GNSS_IRQ
TX_BLANKING	TX_BLANKING	TX_BLANKING	TX_BLANKING	TX_BLANKING	TX_BLANKING
AUDIO_0	AUDIO_0	AUDIO_0	AUDIO_0	AUDIO_0	AUDIO_0
AUDIO_1	AUDIO_1	AUDIO_1	AUDIO_1	AUDIO_1	AUDIO_1
AUDIO_2	AUDIO_2	AUDIO_2	AUDIO_2	AUDIO_2	AUDIO_2
AUDIO_3	AUDIO_3	AUDIO_3	AUDIO_3	AUDIO_3	AUDIO_3
LED_1#	LED_1#	LED_1#	LED_1#	LED_1#	LED_1#
W_DISABLE#	W_DISABLE#	W_DISABLE#	W_DISABLE#	W_DISABLE#	W_DISABLE#
WAKE_ON_WWAN	WAKE_ON_WWAN	WAKE_ON_WWAN	WAKE_ON_WWAN	WAKE_ON_WWAN	WAKE_ON_WWAN










State#	Config_0	Config_1	Config_2	Config_3	Module Type	Port Configuration
0	GNSS_SCL	GNSS_SCL	GNSS_SCL	GNSS_SCL	SSD - SATA	N/A
1	GNSS_SDA	GNSS_SDA	GNSS_SDA	GNSS_SDA	SSD - PCIe	N/A
2	GNSS_IRQ	GNSS_IRQ	GNSS_IRQ	GNSS_IRQ	WWAN - PCIe	0
3	TX_BLANKING	TX_BLANKING	TX_BLANKING	TX_BLANKING	WWAN - USB 3.0	0
4	AUDIO_0	AUDIO_0	AUDIO_0	AUDIO_0	WWAN - USB 3.0	1
5	AUDIO_1	AUDIO_1	AUDIO_1	AUDIO_1	WWAN - USB 3.0	2
6	AUDIO_2	AUDIO_2	AUDIO_2	AUDIO_2	WWAN - SSIC	0
7	AUDIO_3	AUDIO_3	AUDIO_3	AUDIO_3	WWAN - SSIC	1
8	LED_1#	LED_1#	LED_1#	LED_1#	WWAN - SSIC	2
9	W_DISABLE#	W_DISABLE#	W_DISABLE#	W_DISABLE#	WWAN - SSIC	3
10	WAKE_ON_WWAN	WAKE_ON_WWAN	WAKE_ON_WWAN	WAKE_ON_WWAN	WWAN - PCIe	3
11	GNSS_SCL	GNSS_SCL	GNSS_SCL	GNSS_SCL	DDP/HCA - PCIe	N/A
12	GNSS_SDA	GNSS_SDA	GNSS_SDA	GNSS_SDA	No Module	N/A
13	GNSS_IRQ	GNSS_IRQ	GNSS_IRQ	GNSS_IRQ		
14	TX_BLANKING	TX_BLANKING	TX_BLANKING	TX_BLANKING		
15	AUDIO_0	AUDIO_0	AUDIO_0	AUDIO_0		



# Annt. Control




Security Classification		Compal Secret Data		Title	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	RF Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, December 25, 2015
				Sheet	34 of 51
				Rev	0.3



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title <b>WLAN / BT</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				<b>LA-D31IP</b>		0.3
Date: Friday, December 25, 2015				Sheet	35	of 61

# TPM




Security Classification		Compal Secret Data		Title	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	TPM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-D311P
				Date:	Friday, December 25, 2015
				Sheet	36 of 51
				Rev	0.3








<38> MIC2\_VREFO MIC2\_VREFO RA19 1 2 2.2K 0201 5% SLEEVE  
RA11 1 2 2.2K 0201 5% RING




<38> LINE1\_VREFO\_L LINE1\_VREFO\_L RA27 1 2 4.7K 0402 5% HP2\_L R  
<38> LINE1\_VREFO\_R LINE1\_VREFO\_R RA25 1 2 4.7K 0402 5% HP2\_R R



<38> LINE1\_L LINE1\_L CA37 1 2 10U\_0603\_25V6M HP2\_L  
<38> LINE1\_R LINE1\_R CA38 1 2 10U\_0603\_25V6M HP2\_R



<38> SPK\_OUT\_L+ SPK\_OUT\_L+ RA31 1 2 0 0402 5%  
<38> SPK\_OUT\_L- SPK\_OUT\_L- RA32 1 2 0 0402 5%  
<38> SPK\_OUT\_R- SPK\_OUT\_R- RA33 1 2 0 0402 5%  
<38> SPK\_OUT\_R+ SPK\_OUT\_R+ RA34 1 2 0 0402 5%





<38> RING  
<38> HP2\_L  
<38> HP2\_R  
<38> SLEEVE





# SCHEMATIC

NO.	PART NAME	TER'NO.
10	SEPARATOR	
9	MYLAR	
8	SHIELD	
7	BREAK TERMINAL	6
6	TRANSFER TERMINAL	5
5	TIP TERMINAL	1
4	RING B TERMINAL	2
3	RING A TERMINAL	3
2	EARTH TERMINAL	4
1	HOUSING	











Card Reader




- 1) Placing the RTS5242 chip and flash card socket locate to suit trace routing for SI / EMI / ESD.
- 2) Keep bulk and de-coupling capacitors as close as possible to the RTS5242 chip and flash card socket.
  - Bulk capacitor for Card\_3V3 place closed to flash card socket.
  - Bulk capacitor for 3V3aux / DV12S place closed to RTS5242 chip.
- 3) Keep damping resistor (ex, for SD CLK / MS CLK) as close as possible to the RTS5242 chip.
- 4) Keep these capacitors for SD card / MS card signals as close as possible to flash card socket.







If GPIO not use for LED function, must be pull-high (Layout guide)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	
				Card Reader - RTS242	
				Size	Document Number
				LA-D311P	
				Date	Friday, December 25, 2015
				Sheet	43 of 51







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title	TouchPAD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, December 25, 2015
				Sheet	45 of 51
				Rev	0.3

[illegible]

# Power Button + LED

EC GPIO set to OD output

PWR\_LED#

PWRBTN#

D49

EMIO

TWIST2202A0\_SOT223-3

LED1

LED2




HT-F196BP5\_WHITE

SW3


SKRBAAE010\_4P

5VALW


R398 300\_0402\_5%



Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2041/09/08	Deciphered Date	2013/10/28	Title <b>LED/LID SW/SCREWH</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				<b>LA-D311P</b>		0.3
Date: Friday, December 25, 2015				Sheet	46	of 61



# Close to PWR source



Security Classification

Compal Secret Data

Issued Date

2041/09/08

Deciphered Date

2013/10/28

Title

Compal Electronics, Inc.

DC/DC Interface 2

Size

Document Number

LA-D311P

Rev

0.3

Date:

Friday, December 25, 2015

Sheet


48


of


51

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.










BATT low voltage detect

07/22 All to @



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2015/06/10		Deciphered Date		2015/06/10		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								P52 - PWR DIS BAT PROCHOT#					
								Size		Document Number		Rev	
								LA-D311P		0.1			
								Date:		Friday, December 25, 2015			
								Sheet		52 of 60			

change to 300K

CHRGR\_VIN

PR094  
200K 0402 1%


P207A

P207

48.9K 0402 1%


PC227  
0.1uF 0402 25V6

GND\_CHG










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/06/10	Deciphered Date	2015/06/10	Title	P55 - PWR +1.2V_DDR/0.6VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, December 25, 2015
				Sheet	55 of 60
				Rev	0.1


SY8057 Rmode = 200k				
TP	VID1	VID0	Vout(V)	
0	X	X	0.000	
1	0	0	0.850	
1	0	1	0.875	
1	1	0	0.950	
1	1	1	0.975	

+3V\_PRIM




TPS62134D			
TP	VID1	VID0	Vout(V)
0	X	X	0.700
1	0	0	0.850
1	0	1	0.900
1	1	0	0.950
1	1	1	1.000

+3VALW





+0.85VS\_VCCIO controller(35.21), Support component(35.22)  
+0.95V\_PRIM controller(35.23), Support component(35.24)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/06/10	Deciphered Date	2015/06/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P56 - PWR VCCIO/PRIM CORE
				Size Document Number
				LA-D311P
				Rev 0.1
				Date: Friday, December 25, 2015 Sheet 56 of 60

+1.0V\_PRIM controller(35.7), Support component(35.8)



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/06/10	Deciphered Date	2015/06/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P57 - PWR +1.0V PRIM/+3V PRIM
				Size
				Document Number
				LA-D311P
				Rev
				0.1
				Date: Friday, December 25, 2015
				Sheet 57 of 60


1.8V controller(35.15), Support component(35.16)



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2015/06/10	Deciphered Date	2015/06/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					P58 - PWR +1.8V ALW(SY8003)		
					Size	Document Number	Rev
						LA-D31IP	0.1
					Date:	Friday, December 25, 2015	Sheet




VCORE/GT/SA controller(36.1), Drivers(36.2), Support component(36.3)




VCC\_GT  
0.1U\_0201 \* 15 pcs +1U\_0201\*6 pcs+1U\_0402\*4pcs+10U\_0402\*2pcs+47U\_0603\*13pcs

VCC\_CORE  
0.1U\_0201 \* 28 pcs +1U\_0201\*6 pcs+10U\_0402\*9pcs+47U\_0603\*10pcs




VCC\_CORE output cap (36.4)

VCC\_SA  
1U\_0201 \* 5 pcs +47U\_0603\*10 pcs



VCC\_SA output cap (36.6)



VCC\_GT output cap (36.5)